## 1A Driver Transistor Built-In Step-Down DC/DC Converters

## GENERAL DESCRIPTION

The XC9223/XC9224 series are synchronous step-down DC/DC converters with a $0.21 \Omega$ (TYP.) P-channel driver transistor and a synchronous $0.23 \Omega$ (TYP.) N-channel switching transistor built-in. A highly efficient and stable current can be supplied up to 1.0 A by reducing ON resistance of the built-in transistor. With a high switching frequency of 1.0 MHz or 2.0 MHz , a small inductor is selectable; therefore, the XC9223/XC9224 series are ideally suited to applications with height limitation such as HDD or space-saving applications. Current limit value can be chosen either 1.2A (MIN.) when the LIM pin is high level, or 0.6 A (MIN.) when the LIM pin is low level for using the power supply which current limit value differs such as USB or AC adapter. With the MODE/SYNC pin, the XC9223/XC9224 series provide mode selection of the fixed PWM control or automatically switching current limit PFM/PWM control. As for preventing unwanted switching noise, the XC9223/XC9224 series can be synchronized with an external clock signal within the range of $\pm 25 \%$ toward an internal clock signal via the MODE/SYNC pin. For protection against heat damage of the ICs, the XC9223/XC9224 series build in three protection functions: integral latch protection, thermal shutdown, and short-circuit protection. With the built-in UVLO (Under Voltage Lock Out) function, the internal P-channel driver transistor is forced OFF when input voltage becomes 1.8 V or lower. The $\mathrm{XC} 9223 \mathrm{~B} / \mathrm{XC} 9224 \mathrm{~B}$ series' detector function monitors the discretional voltage by external resistors.

## APPLICATIONS

- Magnetic disk drive
- Note PCs / Tablet PCs
-CD-R / RW, DVD
- Mobile devices / terminals
- Digital still cameras / Camcorders
- Multi-function power supplies

| FEATURES |  |
| :---: | :---: |
| Input Voltage Range | $2.5 \mathrm{~V} \sim 6.0 \mathrm{~V}$ |
| Output Voltage Range | : $0.9 \mathrm{~V} \sim \mathrm{VIN}$ (set by FB pin) |
| Oscillation Frequency | $: 1 \mathrm{MHz}, 2 \mathrm{MHz}$ ( $\pm 15 \%$ accuracy) |
| Output Current | : 1.0A |
| Maximum Current | : 0.6A (MIN.) ~ 0.9A (MAX) |
| Limit | $\begin{aligned} & \text { with LIM pin='L' } \\ & : 1.2 \mathrm{~A}(\text { MIN. }) \sim 2.0 \mathrm{~A}(\text { MAX. }) \end{aligned}$ <br> with LIM pin='H' |
| Controls | : PWM/PFM or PWM by MODE pin |
| Protection Circuits | : Thermal shutdown |
|  | Integral latch method |
|  | Short-circuit protection |
| Soft-Start Time | $: 1 \mathrm{~ms}$ (TYP.) internally set |
| Voltage Detector | : 0.712V Detection, |
|  | N -channel open drain |
| Built-in P-channel | : $0.21 \Omega$ |
| MOSFET |  |
| Built-in Synchronous | : $0.23 \Omega$ |
| N -channel MOSFET | (No Schottky Barrier Diode Required) |
| High Efficiency | $95 \%\left(\mathrm{~V}_{\text {IN }}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}\right.$ ) |
| Synchronized with an External Clock Signal |  |
| Ceramic Capacitor Compatible |  |
| Packages | MSOP-10, USP-10B |
| * SOP-8 package is available for the XC9223D type only. |  |
| Environmentally Friendly | : EU RoHS Compliant, Pb Free |

## TYPICAL APPLICATION CIRCUIT



[^0]
## TYPICAL PERFORMANCE CHARACTERISTICS

- Efficiency vs. Output Current



## ■PIN CONFIGURATION



USP-10B
(BOTTOM VIEW)

## ■PIN ASSIGNMENT

| PIN NUMBER |  | FIN NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| MSOP-10 * | USP-10B * |  |  |
| 1 | 1 | VIN | Voltage Detector Input |
| 2 | 2 | VDIN | Analog Ground |
| 3 | 3 | AGND | VD Output |
| 4 | 4 | VDOUT | Output Voltage Monitor |
| 5 | 5 | FB | Over Current Limit Setting |
| 6 | 6 | LIM | Mode Switch / External Clock Input |
| 7 | 7 | MODE/SYNC | Chip Enable |
| 8 | 8 | CE | Output of Internal Power Switch |
| 9 | 9 | LX | Power Ground |
| 10 | 10 | PGND |  |

* For MSOP-10 and USP-10B packages, please short the GND pins (pin \#3 and 10)


## FUNCTION CHART

## 1. CE Pin Function

| CE PIN | OPERATIONAL STATE |
| :---: | :---: |
| H | ON |
| L | OFF *1 |

*1: Except for a voltage detector block in the XC9224 series.
2. MODE Pin Function

| MODE PIN | FUNCTION |
| :---: | :---: |
| H | PWM Control |
| L | PWM/PFM Automatic Control |

3. LIM Pin Function

| LIM PIN | FUNCTION |
| :---: | :---: |
| H | Maximum Output Current: 1.0 A |
| L | Maximum Output Current: 0.4 A |

## PRODUCT CLASSIFICATION

- Selection Guide



## Ordering Information

XC9223(1)(2)(4)(5)6-(7) ${ }^{\left({ }^{(1)}\right)}$ <The common CE pin in the DC/DC block and the voltage detector block.> XC9224(1)(2)(3)(5)(6)-7) ${ }^{\left({ }^{(1)}\right.}$ <No CE pin in the voltage detector block. (Constant operating of the voltage detector block) >

| DESIGNATOR | ITEM | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| (1) | Type | B | Transistor built-in, <br> Output voltage freely set (FB voltage), <br> Current Limit: 0.6A/1.2A |
|  | Reference Voltage | 08 | Fixed reference voltage <br> $11=0,(2)=8$ |
| (4) | DC/DC Oscillation Frequency | 1 | 1.0 MHz |
|  | (5)(6)-(7) | Packages <br> (Order Unit) | 2 |

(*1)
The "-G" suffix denotes Halogen and Antimony free as well as being fully EU RoHS compliant.

## BLOCK DIAGRAM

- XC9223B/XC9224B Series



## ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SYMBOL | RATINGS | UNITS |
| :---: | :---: | :---: | :---: |
| Vin Pin Voltage | VIN | - $0.3-6.5$ | V |
| Voin Pin Voltage | VDIN | - $0.3-6.5$ | V |
| Vdout Pin Voltage | VDOUT | - $0.3-6.5$ | V |
| Vdout Pin Current | IDOUT | 10 | mA |
| FB Pin Voltage | VFB | $-0.3-6.5$ | V |
| LIM Pin Voltage | VLIM | -0.3-6.5 | V |
| MODE/SYNC Pin Voltage | Vmode/sync | - $0.3-6.5$ | V |
| CE Pin Voltage | Vce | - $0.3-6.5$ | V |
| Lx Pin Voltage | VLx | $-0.3 \sim$ VDD +0.3 | V |
| Lx Pin Current | ILX | 2000 | mA |
| Power Dissipation | Pd | 500 (*1) | mW |
|  |  | 150 |  |
| Operating Temperature Range | Topr | $-40 \sim+85$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | Tstg | - $55 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

[^1]
## ELECTRICAL CHARACTERISTICS



| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT | CIRCUIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | VIN |  | 2.5 | - | 6.0 | V | - |
| FB Voltage | VFB |  | 0.784 | 0.800 | 0.816 | V | (1) |
| Output Voltage Setting Range | Voutset |  | 0.9 | - | VIN | V | (3) |
| Maximum Output Current 1 (*1) | Ioutmax1 |  | 0.4 | - | - | A | (3) |
| Maximum Output Current 2 (*1) | Ioutmax2 |  | 1.0 | - | - | A | (3) |
| U.V.L.O. Voltage | VuvLo | FB=VFB $\times 0.9$, VIN Voltage which Lx pin voltage holding 'L' level (*8) | 1.55 | 1.80 | 2.00 | V | (1) |
| Supply Current 1 | IDD1 | $\mathrm{FB}=\mathrm{V}_{\mathrm{FB}} \times 0.9, \mathrm{MODE} / \mathrm{SYNC}=0 \mathrm{~V}$ |  | D1-1 (*2) |  | $\mu \mathrm{A}$ | (2) |
| Supply Current 2 | IDD2 | $\mathrm{FB}=\mathrm{V}_{\mathrm{FB}} \times 1.1$ (Oscillation stops), MODE/SYNC=0V |  | 1-2 (*2) |  | $\mu \mathrm{A}$ | (2) |
| Stand-by Current | Istb | CE=0V |  | D1-6 (*2) |  | $\mu \mathrm{A}$ | (2) |
| Oscillation Frequency | fosc | Connected to external components, lout $=10 \mathrm{~mA}$ |  | 1-3 (*2) |  | MHz | (3) |
| External Clock Signal Synchronized Frequency | SYNCOSC | Connected to external components, lout $=10 \mathrm{~mA}$, apply an external clock signal to the MODE/SYNC |  | 1-4 (*2) |  | MHz | (4) |
| External Clock Signal Cycle | SYNCDTY |  | 25 | - | 75 | \% | (4) |
| Maximum Duty Cycle | MAXDTY | $F B=V_{F B} \times 0.9$ | 100 | - | - | \% | (1) |
| Minimum Duty Cycle | MINDTY | $\mathrm{FB}=\mathrm{VFB} \times 1.1$ | - | - | 0 | \% | (1) |
| PFM Switch Current | IPFM | Connected to external components, MODE/SYNC=0V, Iout=10mA | - | 200 | 250 | mA | (3) |
| Efficiency (*3) | EFFI | Connected to external components, VIn $=5.0 \mathrm{~V}$, Vout $=3.3 \mathrm{~V}$, Iout $=200 \mathrm{~mA}$ | - | 95 | - | \% | (3) |
| Lx SW 'H' On Resistance (*4) | RLxH | $\mathrm{FB}=\mathrm{V} \mathrm{FB} \times 0.9, \mathrm{ILx}=\mathrm{V} \mathrm{IN}-0.05 \mathrm{~V}$ | - | 0.21 | 0.3 (*7) | $\Omega$ | (1) |
| Lx SW 'L' On Resistance | RLxL |  | - | 0.23 | 0.3 (*7) | $\Omega$ | - |
| Current Limit 1 | ILIM1 | LIM $=0 \mathrm{~V}$ | 0.6 | - | 0.9 | A | (1) |
| Current Limit 2 | ILIM2 | LIM $=$ VIN | 1.2 | - | 2.0 | A | (1) |
| Integral Latch Time (*5) | Tlat | $\mathrm{FB}=\mathrm{VFB} \times 0.9$, Short Lx by $1 \Omega$ resistance | D1-5 (*2) |  |  | ms | (1) |
| Short Detect Voltage | Vshort | FB Voltage which Lx becomes 'L' (*8) | 0.3 | 0.4 | 0.5 | V | (1) |
| Soft-Start Time | Tss | $\mathrm{CE}=0 \mathrm{~V} \rightarrow \mathrm{VIN}$, Iout $=1 \mathrm{~mA}$ | 0.5 | 1.0 | 2.0 | ms | (1) |
| Thermal Shutdown Temperature | TTSD |  | - | 150 | - | ${ }^{\circ} \mathrm{C}$ | - |
| Hysteresis Width | THYs |  | - | 20 | - | ${ }^{\circ} \mathrm{C}$ | - |
| CE 'H' Voltage | Vcen | $\mathrm{FB}=\mathrm{V}_{\mathrm{FB}} \times 0.9$, Voltage which Lx becomes 'H' after CE voltage changed from 0.4 V to 1.2 V (*8) | 1.2 | - | - | V | (1) |
| CE 'L' Voltage | Vcel | FB=VFB x 0.9, Voltage which Lx becomes 'L' after CE voltage changed from 1.2 V to 0.4 V (*8) | - | - | 0.4 | V | (1) |
| MODE/SYNC 'H' Voltage | Vmode/synch |  | 1.2 | - | - | V | (3) |
| MODE/SYNC 'L' Voltage | Vmode/syncl |  | - | - | 0.4 | V | (3) |
| LIM 'H' Voltage | VLIMH |  | 1.2 | - | - | V | (1) |
| LIM 'L' Voltage | VLIML | Iout=ILIM1 x 1.1, Check LIM voltage which Lx oscillated after CE voltage changed from 1.2 V to 0.4 V | - | - | 0.4 | V | (1) |
| CE 'H' Current | ICEH | $\mathrm{VIN}=\mathrm{CE}=6.0 \mathrm{~V}$ | - | - | 0.1 | A | (5) |
| CE 'L' Current | ICEL | $\mathrm{VIN}=6.0 \mathrm{~V}, \mathrm{CE}=0 \mathrm{~V}$ | -0.1 | - | - | $\mu \mathrm{A}$ | (5) |
| MODE/SYNC 'H' Current | Imode/synch | V In $=6.0 \mathrm{~V}$ | - | - | 0.1 | $\mu \mathrm{A}$ | (5) |
| MODE/SYNC 'L' Current | Imode/syncl | $\mathrm{VIN}=6.0 \mathrm{~V}, \mathrm{MODE} / \mathrm{SYNC}=0 \mathrm{~V}$ | -0.1 | - | - | $\mu \mathrm{A}$ | (5) |
| LIM 'H' Current | ILIMH | VIN=LIM $=6.0 \mathrm{~V}$ | - | - | 0.1 | $\mu \mathrm{A}$ | (5) |
| LIM 'L' Current | ILImL | $\mathrm{VIN}=6.0 \mathrm{~V}, \mathrm{LIM}=0 \mathrm{~V}$ | -0.1 | - | - | $\mu \mathrm{A}$ | (5) |
| FB 'H' Current | IFBH | V IN=FB=6.0V | - | - | 0.1 | $\mu \mathrm{A}$ | (5) |
| FB 'L' Current | IfBL | $\mathrm{VIN}=6.0 \mathrm{~V}, \mathrm{FB}=0 \mathrm{~V}$ | -0.1 | - | - | $\mu \mathrm{A}$ | (5) |
| Lx SW 'H' Leak Current | ILeakH | $\mathrm{VIN}=\mathrm{Lx}=6.0 \mathrm{~V}, \mathrm{CE}=0 \mathrm{~V}$ | - | - | 1.0 | $\mu \mathrm{A}$ | (6) |
| Lx SW 'L’ Leak Current (*6) | ILeakL | $\mathrm{VIN}=6.0 \mathrm{~V}, \mathrm{LX}=\mathrm{CE}=0 \mathrm{~V}$ | -3.0 | - | - | $\mu \mathrm{A}$ | (6) |

## ELECTRICAL CHARACTERISTICS (Continued)

XC9223/XC9224 Series (Continued), Voltage Detector Block
Topr=25 ${ }^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT | CIRCUIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Detect Voltage | VDF | VIIn Voltage which Vdout becomes ' H ' to 'L', Pull-up resistor 200k $\Omega$ | 0.676 | 0.712 | 0.744 | V | (7) |
| Release Voltage | VDR | Voln Voltage which Vdout becomes 'L' to 'H', Pull-up resistor 200k $\Omega$ | 0.716 | 0.752 | 0.784 | V | (7) |
| Hysteresis Width | Vhrs | Vhys=(VDr-VDF) / VdF $\times 100$ | - | 5 | - | \% | - |
| Output Current | Idout | Vdin=VdF x 0.9, apply 0.25 V to Vdout | 2.5 | 4.0 | - | mA | (7) |
| Delay Time | Tdur | Time until Voout becomes 'L' to 'H' after VDin changed from 0 V to 1.0 V | 0.5 | 2.0 | 8.0 | ms | (7) |
| Voin 'H' Current | IvDinh | $\mathrm{VIN}=\mathrm{V}$ Din $=6.0 \mathrm{~V}$ | - | - | 0.1 | $\mu \mathrm{A}$ | (5) |
| Voin 'L' Current | IvdinL | Vİ=6.0V, Vdin=0V | -0.1 | - |  | $\mu \mathrm{A}$ | (5) |
| Vdout 'H' Current | Ivdouth | VIN=VDIN=Vdout $=6.0 \mathrm{~V}$ | - | - | 1.0 | $\mu \mathrm{A}$ | (5) |
| Vdout 'L' Current | Ivdoutl | VIn=Vdin=6.0V, Vdout=0V | -1.0 | - | - | $\mu \mathrm{A}$ | (5) |

Test Condition: Unless otherwise stated, VIN=3.6V, CE=VIN, MODE/SYNC=VIN
NOTE:
*1: When the difference between the input and the output is small, some cycles may be skipped completely before current maximizes.
If current is further pulled from this state, output voltage will decrease because of P -ch driver ON resistance.
*2: Refer to the chart below.
*3: EFFI $=\{$ ( output voltage $\times$ output current ) / (input voltage $\times$ input current) $\} \times 100$
*4: On resistance $(\Omega)=(\mathrm{VIN}-\mathrm{Lx}$ pin measurement voltage) / 100mA
*5: Time until it short-circuits Lx with GND through $1 \Omega$ of resistance from a state of operation and is set to Lx=Low from current limit pulse generating.
*6: When temperature is high, a current of approximately $100 \mu$ A may leak.
*7: Designed value.
*8: Whether the Lx pin is high level or low level is judged at the condition of "H">Vin-0.1V and "L"<0.05V.

- Electrical Characteristics Standard Values

| No. | PARAMETER | SYMBOL | 1MHz |  |  | 2MHz |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| D1-1 | Supply Current 1 | IDD1 | - | 380 | 700 | - | 440 | 800 |
| D1-2 | Supply Current 2 | IDD2 | - | 30 | 60 | - | 45 | 80 |
| D1-3 | Oscillation Frequency | Fosc | 0.85 | 1.00 | 1.15 | 1.7 | 2.0 | 2.3 |
| D1-4 | External Clock Synchronous Oscillation | SYNCOSC | 0.75 | - | 1.25 | 1.5 | - | 2.5 |
| D1-5 | Integral Latch Time | TLAT | - | 6.0 | 15.0 | - | 3.0 | 15.0 |


| No. | PARAMETER | SYMBOL | XC9223 SERIES |  |  | XC9224 SERIES |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| D1-6 | Stand-by Current | ISTB | - | 0.1 | 2.0 | - | 7.0 | 15.0 |  |

## ITYPICAL APPLICATION CIRCUIT


(*1) A capacitor of $2200 \mathrm{pF} \sim 0.1 \mu \mathrm{~F}$ is recommended to place at the $\mathrm{C}_{\text {DD }}$ between the AGND pin and the $\mathrm{V}_{\text {IN }}$ pin.
Please refer to the page showing INSTRUCTION ON PATTERN LAYOUT for more detail.
<Output Voltage Setting>
Output voltage can be set by adding external split resistors. Output voltage is determined by the following equation, based on the values of RFB1 and RFB2. The sum of RFB1 and RFB2 should normally be $1 M \Omega$ or less.
Vout $=0.8 \times($ RFB1 + RFB2 $) /$ RFB2

The value of CFB, speed-up capacitor for phase compensation, should be $f z f b=1 /(2 \times \pi \times$ CFB1 $\times$ RFB1 $)$ which is equal to 20 kHz . Adjustments are required from 1 kHz to 50 kHz depending on the application, value of inductance (L), and value of load capacity (CL).
[Example of calculation]
When RFB1=470k $\Omega$, RFB2=150k $\Omega$,
Vout1 $=0.8 \times(470 \mathrm{k}+150 \mathrm{k}) / 150 \mathrm{k}=3.3 \mathrm{~V}$
[Typical example]

| Vout (V) | RFB1 (k $\Omega)$ | RFB2 (k $\Omega)$ | CFB (pF) | Vout (V) | RFB1 (k $)$ | RFB2 (k $\Omega)$ | CFB (pF) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1.0 | 75 | 300 | 110 | 2.5 | 510 | 240 | 15 |
| 1.2 | 150 | 300 | 51 | 3.0 | 330 | 120 | 24 |
| 1.5 | 130 | 150 | 62 | 3.3 | 470 | 150 | 18 |
| 1.8 | 300 | 240 | 27 | 5.0 | 430 | 82 | 18 |

* When fzfb $=20 \mathrm{kHz}$
[External components]
1MHz:
L: $4.7 \mu \mathrm{H}$ (CDRH4D28C, SUMIDA)
CL: $10 \mu \mathrm{~F}$ (ceramic)
CIN: $10 \mu \mathrm{~F}$ (ceramic)

2 MHz :
L: $2.2 \mu \mathrm{H}$ (CDRH4D28, SUMIDA)
$2.2 \mu \mathrm{H}$ (VLCF4020T-2R2N1R7, TDK)
CL: $10 \mu \mathrm{~F}$ (ceramic)
CIN: $10 \mu \mathrm{~F}$ (ceramic)

* As for CIN and CL, use output capacitors of $10 \mu \mathrm{~F}$ or more. (Ceramic capacitor compatible)
* High ESR (Equivalent Series Resistance) that comes by using a tantalum or an electrolytic capacitor causes high ripple voltage. Furthermore, it can cause an unstable operation. Use the IC after you fully confirm with an actual device.


## ■OPERATIONAL EXPLANATION

Each unit of the XC9223/XC9224 series consists of a reference voltage source, a ramp wave circuit, error amplifier, PWM comparator, phase compensation circuit, output voltage adjustment resistors, P-channel MOS driver transistor, N-channel MOS synchronous rectification switching transistor, current limiter circuit, U.V.L.O. circuit and others. The series compares, using the error amplifier, the internal reference voltage to the Vout pin with the voltage feedback via resistors RfB1 and RfB2. Phase compensation is performed on the resulting error amplifier output, to input a signal to the PWM comparator to determine the turn-on time during PWM operation. The PWM comparator compares, in terms of voltage level, the signal from the error amplifier with the ramp wave from the ramp wave circuit, and delivers the resulting output to the buffer driver circuit to cause the Lx pin to output a switching duty cycle. This process is continuously performed to ensure stable output voltage. The current feedback circuit monitors the P-channel MOS driver transistor current for each switching operation, and modulates the error amplifier output signal to provide multiple feedback signals. This enables a stable feedback loop even when a low ESR capacitor, such as a ceramic capacitor, is used, ensuring stable output voltage.

## <Reference Voltage Source>

The reference voltage source provides the reference voltage to ensure stable output voltage of the DC/DC converter.

## <Ramp Wave Circuit>

The ramp wave circuit determines switching frequency. The frequency is fixed internally and can be selected from 1.0 MHz and 2.0 MHz . Clock pulses generated in this circuit are used to produce ramp waveforms needed for PWM operation, and to synchronize all the internal circuits.

## <Error Amplifier>

The error amplifier is designed to monitor output voltage. The amplifier compares the reference voltage with the feedback voltage divided by the internal resistors ( $\mathrm{RFB1}$ and RFB 2 ). When a voltage lower than the reference voltage is fed back, the output voltage of the error amplifier increases. The gain and frequency characteristics of the error amplifier output are fixed internally to deliver an optimized signal to the mixer.

## <Current Limit>

The current limiter circuit of the XC9223/XC9224 series monitors the current flowing through the P-channel MOS driver transistor connected to the Lx pin, and features a combination of the constant-current type current limit mode and the operation suspension mode. For the current limit values, please select the values either from 1.2 A (MIN.) when the LIM pin is high level or 0.6 A (MIN.) when the LIM pin is low level.
(1)When the driver current is greater than a specific level, the constant-current type current limit function operates to turn off the pulses from the Lx pin at any given time.
(2)When the driver transistor is turned off, the limiter circuit is then released from the current limit detection state.
(3) At the next pulse, the driver transistor is turned on. However, the transistor is immediately turned off in the case of an over current state.
(4) When the over current state is eliminated, the IC resumes its normal operation.

The IC waits for the over current state to end by repeating the steps (1) through (3). If an over current state continues for several msec and the above three steps are repeatedly performed, the IC performs the function of latching the OFF state of the driver transistor, and goes into operation suspension mode. After being put into suspension mode, the IC can resume operation by turning itself off once and then starting it up using the CE pin, or by restoring power to the Vin pin. Integral latch time may be released from a current limit detection state because of the noise. Depending on the state of a substrate, it may result in the case where the latch time may become longer or the operation may not be latched. Please locate an input capacitor as close as possible.


## ■OPERATIONAL EXPLANATION (Continued)

<Thermal Shutdown>
For protection against heat damage of the ICs, thermal shutdown function monitors chip temperature. The thermal shutdown circuit starts operating and the driver transistor will be turned off when the chip's temperature reaches $150^{\circ} \mathrm{C}$. When the temperature drops to $130^{\circ} \mathrm{C}$ or less after shutting of the current flow, the IC performs the soft start function to initiate output startup operation.
<Short-Circuit Protection>
The short-circuit protection circuit monitors FB voltage. In case where output is accidentally shorted to the Ground and when the FB voltage decreases less than half of the FB voltage, the short-circuit protection operates to turn off and to latch the driver transistor. In latch mode, the operation can be resumed by either turning the IC off and on via the CE pin, or by restoring power supply to the VIN pin.
<Voltage Detector>
The detector block of the XC9223/9224 series detects a signal inputted from the Voin pin by the Voout pin (N-ch open-drain).
<U.V.L.O. Circuit>
When the VIN pin voltage becomes 1.8 V (TYP.) or lower, the driver transistor is forced OFF to prevent false pulse output caused by unstable operation of the internal circuitry. When the VIN pin voltage becomes 2.0 V (TYP.) or higher, switching operation takes place. By releasing the U.V.L.O. function, the IC performs the soft-start function to initiate output startup operation. The U.V.L.O. function operates even when the VIN pin voltage falls below the U.V.L.O. operating voltage for tens of ns .
<MODE/SYNC>
A MODE/SYNC pin has two functions, a MODE switch and an input of external clock signal. The MODE/SYNC pin operates as the PWM mode when applying high level of direct current and the PFM/PWM automatic switching mode by applying low level of direct current, which is the same function as the normal MODE pin. By applying the external clock signal ( $\pm 25 \%$ of the internal clock signal, ON duty $25 \%$ to $75 \%$ ), the MODE/SYNC pin switches to the internal clock signal. Also the circuit will synchronize with the falling edge of external clock signal. While synchronizing with the external clock signal, the MODE/SYNC pin becomes the PWM mode automatically. If the MODE/SYNC pin holds high or low level of the external clock signal for several $\mu \mathrm{s}$, the MODE/SYNC pin stops synchronizing with the external clock and switches to the internal clock operation. (Refer to the chart below.)

- External Clock Synchronization Function


[^2]
## ■OPERATIONAL EXPLANATION (Continued)

## <PFM Switch Current>

In PFM control operation, until coil current reaches to a specified level (IPFM), the IC keeps the P-ch MOSFET on. In this case, time that the P-ch MOSFET is kept on (TON) can be given by the following formula.
TON $=L \times$ IPFM $/($ VIN - VOUT $) \rightarrow$ IPFM $(1)$
<Maximum IPFM Limit>
In PFM control operation, the maximum duty cycle (MAXPFM) is set to $50 \%$ (TYP.). Therefore, under the condition that the duty increases (e.g. the condition that the step-down ratio is small), it's possible for P-ch MOSFET to be turned off even when coil current doesn't reach to IPFM. $\rightarrow$ IPFM(2)


## NOTES ON USE

1. The XC9223/XC9224 series is designed for use with ceramic output capacitors. If, however, the potential difference between dropout voltage, a ceramic capacitor may fail to absorb the resulting high switching energy and oscillation could occur on the output. In this case, use a larger capacitor etc. to compensate for insufficient capacitance.
2. Spike noise and ripple voltage arise in a switching regulator as with a DC/DC converter. These are greatly influenced by external component selection, such as the coil inductance, capacitance values, and board layout of external components. Once the design has been completed, verification with actual components should be done.
3. In PWM control, very narrow pulses will be outputted, and there is the possibility that some cycles may be skipped completely. This may happens while synchronizing with an external clock.
4. When the difference between Vin and Vout is small, and the load current is heavy, very wide pulses will be outputted and there is the possibility that some cycles may be skipped completely.
5. With the IC, the peak current of the coil is controlled by the current limit circuit. Since the peak current increases when dropout voltage or load current is high, current limit starts operating, and this can lead to instability. When peak current becomes high, please adjust the coil inductance value and fully check the circuit operation. In addition, please calculate the peak current according to the following formula:
Ipk $=($ VIn - Vout $) \times$ OnDuty $/(2 \times L \times f o s c)+$ IDOUT
L: Coil Inductance Value
fosc: Oscillation Frequency
6. When the peak current, which exceeds limit current, flows within the specified time, the built-in P-ch driver transistor is turned off (an integral latch circuit). During the time until it detects limit current and before the built-in transistor can be turned off, the current for limit current flows; therefore, care must be taken when selecting the rating for the coil.
7. The voltage drops because of ON resistance of a driver transistor or in-series resistance of a coil. For this, the current limit may not be attained to the limit current value, when input voltage is low.
8. Malfunction may occur in the U.V.L.O. circuit because of the noise when pulling current at the minimum operation voltage.
9. This IC and the external components should be used within the stated absolute maximum ratings in order to prevent damage to the device.
10. Depending on the state of the PC Board, latch time may become longer and latch operation may not work. The board should be laid out so that capacitors are placed as close to the chip as possible.
11. In heavy load, the noise of DC/DC may influence and the delay time of the voltage detector may be prolonged.
12. Output voltage may become unstable when synchronizing high internal frequency with the external clock. In such a case, please use a larger output capacitor etc. to compensate for insufficient capacitance.
13. When a voltage lower than minimum operating voltage is applied, the output voltage may fall before reaching the over current limit.
14. When the IC is used in high temperature, output voltage may increase up to input voltage level at light load (less than 100 $\mu \mathrm{A}$ ) because of the leak current of the driver transistor.
15. The current limit is set to $\mathrm{LIM}=\mathrm{H}: 2000 \mathrm{~mA}$ (MAX.). However, the current of 2000 mA or more may flow. In case that the current limit functions while the Vout pin is shorted to the GND pin, when P-ch MOSFET is ON, the potential difference for input voltage will occur at both ends of a coil. For this, the time rate of coil current becomes large. By contrast, when N-ch MOSFET is ON, there is almost no potential difference at both ends of the coil since the Vout pin is shorted to the GND pin. Consequently, the time rate of coil current becomes quite small. According to the repetition of this operation, and the delay time of the circuit, coil current will be converged on a certain current value, exceeding the amount of current, which is supposed to be limited originally. The short protection does not operate during the soft-start time. The short protection starts to operate and the circuit will be disabled after the soft-start time. Current larger than over current limit may flow because of a delay time of the IC when step-down ratio is large. A coil should be used within the stated absolute maximum rating in order to prevent damage to the device.
(1)Current flows into P-ch MOSFET to reach the current limit (ILIM).
(2) The current of ILIM ( $2000 \mathrm{~mA}, \mathrm{MAX}$.) or more flows since the delay time of the circuit occurs during from the detection of the current limit to OFF of P-ch MOSFET.
(3)Because of no potential difference at both ends of the coil, the time rate of coil current becomes quite small.
(4)Lx oscillates very narrow pulses by the current limit for several msec.
(5) The short protection operates, stopping its operation.


## INSTRUCTION ON PATTERN LAYOUT

1. In order to stabilize Vin's voltage level, we recommend that a by-pass capacitor (CIN) be connected as close as possible to the Vin \& Vss pins.
2. Please mount each external component, especially CIN, as close to the IC as possible.
3. Wire external components as close to the IC as possible and use thick, short connecting traces to reduce the circuit impedance.
4. Make sure that the PCB GND traces are as thick as possible, as variations in ground potential caused by high ground currents at the time of switching may result in instability of the IC.
5. Unstable operation may occur at the heavy load because of a spike noise. 2200pF $\sim 0.1 \mu \mathrm{~F}$ of a capacitor, CDD , is recommended to use between the AGND pin and the VIN pin for reducing noise.


Inductor

0 Jumper Chip

R Resistor

- BOTTOM VIEW



## TEST CIRCUITS

## Circuit (1)



Circuit (2)


## Circuit (3)



* External Components
$\mathrm{L}(1 \mathrm{MHz}): 4.7 \mu \mathrm{H}$ (CDRH4D28C, SUMIDA)
$\mathrm{L}(2 \mathrm{MHz}): 2.2 \mu \mathrm{H}$ (VLCF4020T-2R2N1R7, TDK)
CIN $: 10 \mu \mathrm{~F}$ (ceramic)
CL $: 10 \mu \mathrm{~F}$ (ceramic)
RFB1 : 130k $\Omega$
RFB2 : $150 \mathrm{k} \Omega$
CFB : 62pF (ceramic)

Circuit (4)


* External Components
$\mathrm{L}(1 \mathrm{MHz}): 4.7 \mu \mathrm{H}$ (CDRH4D28C, SUMIDA)
$\mathrm{L}(2 \mathrm{MHz}): 2.2 \mu \mathrm{H}$ (VLCF4020T-2R2N1R7, TDK)
CIN $: 10 \mu \mathrm{~F}$ (ceramic)
CL : $10 \mu \mathrm{~F}$ (ceramic)
RFB1 : 130k $\Omega$
RFB2 : 150k $\Omega$
CFB : 62pF (ceramic)


## ■TEST CIRCUITS (Continued)

## Circuit (5)



## Circuit (6)



## Circuit (7)



## -TYPICAL PERFORMANCE CHARACTERISTICS

(1) Efficiency vs. Output Current


XC9223B081AX
$\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{~F}_{\mathrm{osc}}=1 \mathrm{MHz}, \mathrm{L}=4.7 \mu \mathrm{H}$ (CDRH4D28C), $\mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}$ (ceramic), $\mathrm{CL}=10 \mu \mathrm{~F}$ (ceramic)

(2) Output Voltage vs. Output Current


XC9223B082Ax


XC9223B082Ax



## TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(2) Output Voltage vs. Output Current (Continued)

(3) Oscillation Frequency vs. Ambient Temperature

XC9223/XC9224 Series

(5) Supply Current 2 vs. Input Voltage


XC9223B082Ax

(4) U.V.L.O. Voltage vs. Ambient Temperature

XC9223/XC9224 Series


XC9223/XC9224 Series (2MHz)


■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)
(6) Soft Start Time

$500 \mu \mathrm{~s} / \mathrm{div}$

XC9223/XC9224 Series
$\mathrm{VIN}=5.0 \mathrm{~V}, \mathrm{VOUT}=1.5 \mathrm{~V}, \mathrm{CE}=0 \rightarrow 5 \mathrm{~V}$

$500 \mu \mathrm{~s} / \mathrm{div}$
(7) FB Voltage vs. Supply Voltage

XC9223/XC9224 Series


## TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(8) Load Transient Response

XC9223B081Ax <1MHz>
$\mathrm{V} \operatorname{IN}=5.0 \mathrm{~V}$, Vout=3.3V, MODE/SYNC=$=\mathrm{VIN}$ (PWM control)
$\mathrm{L}=4.7 \mu \mathrm{H}$ (CDRH4D28C), CIN=10 $\mu \mathrm{F}$ (ceramic), CL=10 $\mu \mathrm{F}$ (ceramic), Topr $=25^{\circ} \mathrm{C}$


VIN=5.0V, VOUT=3.3V, MODE/SYNC=0V (PWM/PFM automatic switching control) $\mathrm{L}=4.7 \mu \mathrm{H}$ (CDRH4D28C), $\mathrm{CIN}=10 \mu \mathrm{~F}$ (ceramic), $\mathrm{CL}=10 \mu \mathrm{~F}$ (ceramic), $\mathrm{Topr}=25^{\circ} \mathrm{C}$


## -TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(8) Load Transient Response (Continued)

XC9223B081Ax <1MHz> (Continued)
VIN=5.0V, VoUT=1.5V, MODE/SYNC=VIN (PWM control)
$\mathrm{L}=4.7 \mu \mathrm{H}$ (CDRH4D28C), $\mathrm{CIN}=10 \mu \mathrm{~F}$ (ceramic), $\mathrm{CL}=10 \mu \mathrm{~F}$ (ceramic), $\mathrm{Topr}=25^{\circ} \mathrm{C}$


VIN=5.0V, VOUT=1.5V, MODE/SYNC=0V (PWM/PFM automatic switching control) $\mathrm{L}=4.7 \mu \mathrm{H}$ (CDRH4D28C), CIN=10 $\mu \mathrm{F}$ (ceramic), $\mathrm{CL}=10 \mu \mathrm{~F}$ (ceramic), $\operatorname{Topr}=25^{\circ} \mathrm{C}$


## ■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(8) Load Transient Response (Continued)

XC9223B082Ax <2MHz>

VIN=5.0V, Vout=3.3V, MODE/SYNC=Vin (PWM control)
$\mathrm{L}=2.2 \mu \mathrm{H}$ (CDRH4D28), CIN=10 $\mu \mathrm{F}$ (ceramic), $\mathrm{C}=10 \mu \mathrm{~F}$ (ceramic), $\mathrm{Topr}=25^{\circ} \mathrm{C}$


VIn=5.0V, VOUT=3.3V, MODE/SYNC=0V (PWM/PFM automatic switching control) $\mathrm{L}=2.2 \mu \mathrm{H}$ (CDRH4D28C), $\mathrm{CIN}=10 \mu \mathrm{~F}$ (ceramic), $\mathrm{CL}=10 \mu \mathrm{~F}$ (ceramic), $\operatorname{Topr}=25^{\circ} \mathrm{C}$

$50 \mu \mathrm{~s} / \mathrm{div}$

$500 \mu \mathrm{~s} / \mathrm{div}$

## ■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(8) Load Transient Response (Continued)

XC9223B082Ax <2MHz> (Continued)
Vin=5.0V, Vout=1.5V, MODE/SYNC=Vin (PWM control)
$\mathrm{L}=2.2 \mu \mathrm{H}$ (CDRH4D28), $\mathrm{C} I \mathrm{~N}=10 \mu \mathrm{~F}$ (ceramic), $\mathrm{CL}=10 \mu \mathrm{~F}$ (ceramic), Topr $=25^{\circ} \mathrm{C}$


VIN=5.0V, VOUT=1.5V, MODE/SYNC=0V (PWM/PFM automatic switching control) $\mathrm{L}=2.2 \mu \mathrm{H}$ (CDRH4D28C), $\mathrm{CIN}=10 \mu \mathrm{~F}$ (ceramic), $\mathrm{CL}=10 \mu \mathrm{~F}$ (ceramic), $\mathrm{Topr}=25^{\circ} \mathrm{C}$

$50 \mu \mathrm{~s} / \operatorname{div}$

$200 \mu \mathrm{~s} / \mathrm{div}$

## ■PACKAGE INFORMATION

MSOP-10 (unit: mm)

0. $15 \pm 0.08$


OUSP-10B (unit: mm)


PACKAGE INFORMATION (Continued)

OUSP-10B Reference Pattern Layout

-USP-10B Reference Metal Mask Design


## MARKING RULE

## -MSOP-10



MSOP-10 (TOP VIEW)
(1) represents products series

| MARK | PRODUCT SERIES |
| :---: | :---: |
| 0 | XC9223xxxxAx |
| A | XC9224xxxxAx |

(2) represents type of DC/DC converters

| MARK | PRODUCT SERIES |
| :---: | :---: |
| B | XC9223/9224BxxxAx |

(3)4) represents reference voltage

| MARK |  | PRODUCT SERIES |
| :---: | :---: | :---: |
| 3 | 4 |  |
| 0 | 8 | XC9223/9224x08xAx |

(5) represents oscillation frequency

| MARK | OSCILLATION FREQUENCY | PRODUCT SERIES |
| :---: | :---: | :---: |
| 1 | 1.0 MHz | $\mathrm{XC9223/9224} \mathrm{\times x} \mathrm{\times 1Ax}$ |
| 2 | 2.0 MHz | $\mathrm{XC9223/9224} \mathrm{\times x} \mathrm{\times 2Ax}$ |

(6)(7) represents production lot number

01 to 09,0 A to $0 Z, 10$ to $19,1 \mathrm{~A} \sim$ in order. ( $\mathrm{G}, \mathrm{I}, \mathrm{J}, \mathrm{O}, \mathrm{Q}, \mathrm{W}$ excluded) Note: No character inversion used.
ex.)

| MARKING |  | PRODUCTION |
| :---: | :---: | :---: |
| (6) | LOT NUMBER |  |
| 0 | 3 | 03 |
| 1 | A | 1 A |

1. The products and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date.
2. We assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this datasheet.
3. Please ensure suitable shipping controls (including fail-safe designs and aging protection) are in force for equipment employing products listed in this datasheet.
4. The products in this datasheet are not developed, designed, or approved for use with such equipment whose failure of malfunction can be reasonably expected to directly endanger the life of, or cause significant injury to, the user.
(e.g. Atomic energy; aerospace; transport; combustion and associated safety equipment thereof.)
5. Please use the products listed in this datasheet within the specified ranges.

Should you wish to use the products under conditions exceeding the specifications, please consult us or our representatives.
6. We assume no responsibility for damage or loss due to abnormal use.
7. All rights reserved. No part of this datasheet may be copied or reproduced without the prior permission of TOREX SEMICONDUCTOR LTD.

## TOREX SEMICONDUCTOR LTD.


[^0]:    (*1) A capacitor of $2200 \mathrm{pF} \sim 0.1 \mu \mathrm{~F}$ is recommended to place at the $\mathrm{C}_{\mathrm{DD}}$ between the AGND pin and the $\mathrm{V}_{\text {IN }}$ pin.
    Please refer to the page showing INSTRUCTION ON PATTERN LAYOUT for more detail.

[^1]:    *1: When implemented on a PCB.

[^2]:    * When an input of MODE/SYNC is changed from "L" voltage into a clock signal of 1.2 MHz and $50 \%$ duty.

